
































SHEET INDEX	
1	31 DEC 7 - 1 of 2
2	
3	AC-SHOW - 1 sections
4	
5	ADD-POWER - 1 sections
6	
7	CONTROL - 1 sections
8	
9	DC-LINK - 1 sections
10	
11	DIPT-DEM - 1 sections
12	
13	VENUS-PTC - 1 sections
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	
29	
30	
31	
32	
33	
34	
35	
36	
37	
38	
39	
40	
41	
42	
43	
44	
45	
46	
47	
48	
49	
50	
51	
52	
53	
54	
55	
56	
57	
58	
59	
60	
61	
62	
63	
64	
65	
66	
67	
68	
69	
70	
71	
72	
73	
74	
75	
76	
77	
78	
79	
80	
81	
82	
83	
84	
85	
86	
87	
88	
89	
90	
91	
92	
93	
94	
95	
96	
97	
98	
99	
100	
101	
102	
103	
104	
105	
106	
107	
108	
109	
110	
111	
112	
113	
114	
115	
116	
117	
118	
119	
120	
121	
122	
123	
124	
125	
126	
127	
128	
129	
130	
131	
132	
133	
134	
135	
136	
137	
138	
139	
140	
141	
142	
143	
144	
145	
146	
147	
148	
149	
150	
151	
152	
153	
154	
155	
156	
157	
158	
159	
160	
161	
162	
163	
164	
165	
166	
167	
168	
169	
170	
171	
172	
173	
174	
175	
176	
177	
178	
179	
180	
181	
182	
183	
184	
185	
186	
187	
188	
189	
190	
191	
192	
193	
194	
195	
196	
197	
198	
199	
200	
201	
202	
203	
204	
205	
206	
207	
208	
209	
210	
211	
212	
213	
214	
215	
216	
217	
218	
219	
220	
221	
222	
223	
224	
225	
226	
227	</

NET NAMING

Internal junctions are named for what they join

Usual: `«PIN»-route-«I»-«C»-pin-«I»-«FPGA»-«PIN»`

Problem: `M` ambiguous if a series pin e.g. `«BASIC»_M`

Problem: `«route»` tag between `«FPGA»` and `«I»` e.g. `«FPGA»_«I»`

All others are explicit design notes

MAGNETICS CONSTRUCTION

Identify per [atlas/magnetics.md](#) (Surge, gap, rise, acceptance limits like [1mm])

LI L&H L&O: 5x 775 250s vendark [CATALOG AL03], Nibit a=1 bit trim = 0 to LE 104A, vendark 01255.5A (ES1)

DE LDMH = 3x T37 80u, Nibit, 26.4mm = 12.50T 0136A p (floor 11.4) mounted basis 11.8 ~ met)

Total Lr = time + measured after leakage (bits COMPENSATE leakage apertures, Cr at TANK sections)